FPGA realization of an efficient image scalar with modified area generation technique
Abstract
References
Recommendations
Implementation of High Speed Matrix Multiplier Using Vedic Mathematics on FPGA
ICCUBEA '15: Proceedings of the 2015 International Conference on Computing Communication Control and AutomationThis paper presents unsigned 2x2 High-Speed matrix multiplier using Virtex 5 ML 507 Evaluation Platform (xc5vfx70t-1ff1136) FPGA. The hierarchical structuring has been used to optimize for multipliers using "Urdhava Trigyagbhyam" sutra (vertically and ...
An area-efficient and low-latency elliptic curve scalar multiplication accelerator over prime field
AbstractFor the elliptic curve cryptography (ECC) over prime field, this paper presents an area-efficient and low-latency elliptic curve scalar multiplication (ECSM) accelerator, which supports to process any prime number p ≤ 256 bits. The proposed ...
Implementation of a Novel, Fast and Efficient Image De-Hazing Algorithm on Embedded Hardware Platforms
AbstractImproving the visibility of hazy images is desirable for robot navigation, security surveillance, and other computer vision applications. The presence of fog significantly damages the quality of the captured image, which does not only affect the ...
Comments
Information & Contributors
Information
Published In
Publisher
Kluwer Academic Publishers
United States
Publication History
Author Tags
Qualifiers
- Research-article
Contributors
Other Metrics
Bibliometrics & Citations
Bibliometrics
Article Metrics
- 0Total Citations
- 0Total Downloads
- Downloads (Last 12 months)0
- Downloads (Last 6 weeks)0
Other Metrics
Citations
View Options
View options
Get Access
Login options
Check if you have access through your login credentials or your institution to get full access on this article.
Sign in